This paper proposes a bipolar quasi-Z-source active neutral point clamped inverter (QZS-ANPCI) topology. It acts as a buck/boost inverter (3-phase, 3-level) to integrate renewable energy resources under their fluctuating DC voltages. We propose a symmetrical/unsymmetrical boost modulation control technique to mitigate the DC-link unbalance voltage problem in an ANPC inverter. This worthwhile control technique exploits voltage-current closedloops on AC and DC sides to regulate the desired parameters. Moreover, the constant boost control (CBC) modulation has provided a switching sequence that generates a symmetrical/unsymmetrical full shoot-through (FST) state for boosting input DC voltage in the proposed inverter. Detailed loss and efficiency analysis is carried out to show its superior performance under the proposed scheme. Furthermore, the total harmonic distortion (THD) of the proposed QZS-ANPCI meets IEEE Standard-519. Simulink/MATLAB (MathWorks, USA) and PSIM (Powersim, USA) software programs are used to simulate the proposed topology. To verify the theoretical proposals and simulation results, we have developed an experimental prototype setup (1 kW). Both simulation results and experimental data show satisfactory agreement and support the theoretical postulates. Key words: Z-source inverter, quasi-z-source inverter, buck/boost inverter, neutral point clamped inverter, active neutral point clamped inverter 1. Introduction Renewable energy resources (RERs) are penetrating into electrical power systems. This trend is due to the rising inevitable problems of global warming. The main reason is the excessive consumption of fossil fuel for energy generation. Over the years, several RERs such as solar, wind, hybrid solar-gas, and biomass resources have been explored and developed for alternative power generation [1]. Power conditioning converters are mandatory to interface RERs with utility grid systems. Therefore, the voltage-fed inverter (VFI) and the current-fed inverter (CFI) are two main conventional power inverters that synchronize these resources with interconnected utility grids. These converters do not have the boost ability during low DC input voltage. Instead, they require separate DC-DC boost converters at their input stage. The Z-source inverter (ZSI) [2], developed in 2003, has a built-in buck/boost characteristic to overcome the above problems. The ZSI exploits unipolar X-shaped impedance (Z) * Correspondence: rehan_majeed2008@yahoo.com This work is licensed under a Creative Commons Attribution 4.0 International License.
performance. The work in [20] developed a single-phase modified quasi-Z-source cascaded hybrid inverter (5level) . This uses a greater number of components and uses only a symmetrical boosting technique for a single input source. This is a cascaded topology with a greater number of components. Moreover, a dual-T-type seven-level boost ANPC topology, proposed in [21] , provides a scheme for balancing the voltage of floating capacitors (FCs). This scheme feeds to a 3-phase load using a single input source. This converter topology is two-staged dual T-type and increases the complexity.
For recent control techniques, the work in [22] proposed a PWM strategy for a cascaded H-bridge inverter to cope with unbalanced DC input sources. This study does not have a voltage boosting stage in cascaded topology. In the same way, the SVPWM technique proposed in [23] can balance neutral point voltage in a low voltage T-type NPC inverter. It generates nonsymmetrical shoot-through states to deal with input voltage variations. Similarly, the carrier-based PWM technique was developed for two separate PV MPPTs supplying power to a T-type inverter (3-level) [24] .
However, this paper focuses on two independent input voltage sources (positive and negative sides) instead of a single input voltage source. These sources may be RERs with large variations of voltages independently.
This study also proposes a symmetrical/unsymmetrical boost control technique for independent RERs using modified CBC-PWM to provide balanced DC-link voltages. This mitigates the problem of unbalancing DC and AC voltages and improves the performance of converter, whereas the conventional Z-source NPC or multilevel inverter offers the feature of symmetrical boosting control method (FST). They are usually designed to feed the 3-phase balanced loads if input voltages sources are equal and identical, but if positive and negative side input voltages are independent RERs and their magnitude fluctuates then they suffer from unbalancing output voltage, increased THDs, and neutral point shifting issues. They require an unsymmetrical boost control method to overcome these issues.
In this paper, we have contributed to the literature in the following ways. First, we have proposed a QZS-ANPCI topology. Since the multilevel ANPCI has superior performance as compared to multilevel NPCI [17, 18] , a 3-level ANPCI topology has been combined with a dual quasi-Z-source impedance network. We have developed a modulation control scheme to provide its efficient performance. To evaluate the results, we have performed a simulation of the proposed system in Simulink/MATLAB and PSIM softwares. Finally, we have verified these results by developing a hardware prototype model.
The structure of this article is as follows: Section 1 has described the background history of ZSI topology. Section 2 presents the theoretical development of the control scheme. Section 3 provides a detailed theoretical and mathematical analysis of the proposed topology. Section 4 presents the simulation results. Section 5 illustrates experimental results and discussion. Section 6 evaluates the conclusion.
Proposed control strategy and modulation technique
Previously, the authors of [6] proposed a constant boost control (CBC) modulation as depicted in Figure 1a .
It has better performance as compared to other PWM modulation techniques. Moreover, this technique has increased modulation index M , from 1 to 2/ √ 3 . The reference voltages (Va, Vb, Vc) are mixed with a third harmonic component having 1/6 the magnitude of the fundamental component to form CBC modulation signals.
When carrier signals exceed two straight lines ( V P , V N ), then uniform upper and lower ST pulses are generated.
The upper and lower side ST pulses turn on the inverter leg switches ( G 1X , G 2X , G 3X , X = {1, 2, 3, 4} ) simultaneously in the traditional FST state for a short period of time. However, in the proposed modulation 
) conduct to generate the lower side ST state. These pulses have upper and lower side ST duty ratios ( D 0P , D 0N ) to boost input DC voltages. If the upper side ST duty ratio ( D 0P ) is equal to the lower side ST duty ratio ( D 0N ), then FST and full nonshoot-through (FNST) states are generated [11] .
This type of traditional voltage boost is known as symmetrical boost conversion. The single carrier-based CBC generates ST states with a frequency two times the carrier frequency. However, bipolar carrier-based CBC produces the same ST states at the frequency as that of carriers.
If upper and lower ST duty ratios ( D 0P , D 0N ) have different values, then first FST occurs and next either the upper or lower ST state occurs in a switching cycle as illustrated in Figure 1b . The modulation scheme calculates the modulation index M taking the highest ST duty ratio that is the greater value among D 0P and D 0N . Therefore, this type of proposed voltage boost is called unsymmetrical boost conversion. The proposed modulation technique can perform both symmetrical and unsymmetrical boost conversion. These ST states are inserted into zero states of traditional inverter. This type of modulation does not distort AC side power flow. The ST duty ratio ( D ) is expressed by Eq. (1). 
Proposed quasi-Z-source ANPC inverter (QZS-ANPCI) topology
Here we present the proposed QZS-ANPCI topology and its detailed control scheme for RERs, as illustrated in Figures 2a and 2b. The operating principle is equivalent to that of a conventional buck/boost Z-source NPC inverter [11] . In this proposed topology, there are four switching modes of operation over one switching time period ( T ). These modes repeat the ST and NST states two times in a switching sequence.
Moreover, we propose the proportional integrator (PI) regulator, proportional (P) regulator, and control scheme according to [19, 20] . There are two DC-side voltage-current closed-loop controllers. Here, the DC-link voltages ( V P N *, V N N *) used in each outer loop with the PI regulator are reference constant voltages. The feedback DC-link voltages ( V P N , V N N ) are compared with the reference DC-link voltages. An output of the In the same way, there is one AC-side voltage-current closed-loop controller in the control scheme. The output RMS voltage ( V abc *), used as a reference voltage, is compared with the feedback AC voltage ( V abc ). The purpose of the outer loop PI regulator is to track the desired AC voltage under load current variation. While the load current ( I abc ) quickly improves dynamic response by using it in the inner loop with a P regulator, the AC-side closed-loop controller produces a modulation signal. The digital microcontroller logically combines the preceding ST signals and modulation signal by using the CBC technique. The values of these AC-and DC-side parameters are provided in Section 5 for simulation and experimentation.
Modes 1 and 3: first ST state
In the proposed modulation, there are two lower and upper side ST duty ratios ( D 0P , D 0N ) whose time intervals ( T 0P , T 0N ) can be described by Eqs. (2) and (3) . If both ST duty ratios are equal, then upper and lower side switches in each inverter leg conduct simultaneously as a traditional FST state, which is shown in Figure 3a . However, if both sides' ST duty ratios are discrete, the upper side switches and lower side switches can go into separate ST and NST stages just after the FST stage as depicted in Figures 3b and ? ?. In this case, diodes D1 and D2 become reverse-biased. Here, there is no power transfer to the AC load during the FST state. Table 1 provides the equations of the proposed QZS-ANPCI topology during the ST state. 
Modes 2 and 4: first NST state
Similarly, the NST states of both modes are similar to those of the classical VFI. In the proposed topology, input sources with quasi-Z-source impedances act as current sources during NST states. The power transfers from the DC input towards the AC load in these states. Moreover, diodes D1 and D2 conduct for equal upper and lower NST time intervals just like conventional modulation, as shown in Figure 3d . However, in the proposed modulation, upper and lower NST states can have discrete time intervals ( T 1P , T 1N ) as given by Eq. (4) and
Eq. (5) . In this case, upper and lower NST states occur separately as described in Section 3.1. Table 1 gives the equations of the proposed QZS-ANPCI topology during the NST time interval.
Case 1: Unsymmetrical boost operation
If an ANPC inverter has either different RERs as input sources or unbalanced loads, then unsymmetrical boost conversion becomes necessary. By applying the voltage-second principle on inductors over one switching time period ( T ), Table 2 formulates the capacitor voltages. In addition, this table mathematically denotes the positive side DC-link voltage as V P N and negative side DC-link voltage as V N N . Furthermore, the peak DClink voltage V 0,N P C across the proposed QZS-ANPCI bridge, in the case of the unsymmetrical boost conversion, is calculated as follows. 
Case 2: Symmetrical boost operation
If the QZS-ANPCI has balanced load and equal input voltage sources, then FST and FNST states are utilized in modulation for symmetrical boost conversion.
Here, B = 1/(1 − 2D) is a voltage boost factor and D is a shoot-through duty ratio in FST modulation.
The peak output voltage can be written in buck mode of operation as follows.
In boost mode of operation, Eq. (8) can be rewritten as follows.
The overall voltage gain can be given as:
The inductor currents are derived and the following relationship is found.
Here, i L1 , i L2 , i L3 , and i L4 are instantaneous inductor currents. Also, i P N and i N N are instantaneous DC-link output currents during NST states.
Design parameters for the proposed topology
The important design parameters of inductors and capacitors for the proposed topology are the inductor current ripple (k L (%)) and capacitor voltage ripple (k C (%)), given as follows:
Moreover, the inductance and capacitance values have been derived and calculated for the proposed QZS-NPCI topology using the following equations.
Simulation
Simulink/MATLAB has been used to simulate the developed system. Furthermore, PSIM software was used to develope the proposed topology along with the control strategy to validate the MATLAB simulation results. The developed system comprises a control strategy and restructured QZS-ANPCI topology, as mentioned in Section 3. Table 3 shows the parameter values to implement in simulation as well as in the hardware prototype model. Each model physically has a 3-phase Y-connected load through the low-pass filter. The proposed system delivers the rated power to loads as a stand-alone system. Therefore, it is essential to regulate the AC output voltage and DC-link voltage across the inverter bridge.
The waveforms in the case of steady-state and dynamic response are the simulated results as shown in 
Output filter inductor, L f 10 mH 8
Output filter inductor, C f 2 µ F 9
Inverter switching frequency, F sw 5 kHz 10 Y-connected 3-phase load 10 Ω, 60 Ω, 120 Ω 11
Proportional gain constant, K p 10 12
Integral gain constant, K i 1500 capacitor voltages ( V C3 , V C4 ). Furthermore, Figure 4c In these cases, the control parameters (DC-link voltages, AC voltages) maintain their constant values under step change of either input voltages or load. This shows that the response of the control system is fast and has negligible impact on control parameters due to the control strategy.
Harmonic analysis
In order to evaluate the harmonic contents in the waveforms (current and voltage), we can present these electrical signals as Fourier series expressions as follows:
Here,
This expression of Fourier series can be written as:
The term in Eq. (19) is known as the harmonics of F (t) . The fast Fourier transform (FFT) of any waveform is the composition of impulses having frequency ω =h ω 0 at h = 0, ±1 , ±2 ,.... whereas the THDs of voltage and current are given by following equations:
Here, V 1 is the fundamental voltage component and V h is the voltage harmonic component.
Here, I 1 is the fundamental current component and I h is the current harmonic component.
To analyze the harmonic contents in the proposed topology, Table 4 and Figure 5 show To show the impact of modulation index (M) on THDs of voltage and current, a different small-sized low-pass filter ( L f = 1 mH, C f = 22 µ F) is also used at the output of the proposed topology. Table 5 shows that THD of the voltage (V ab ) increases with decrease of modulation index (M) before and after the LC-filter. Similarly, the THD of the corresponding current (I a ) also increases with decrease of modulation found that the proposed output filter has a significant reduction in THD of the current before and after the LC-filter as compared to the small-sized output filter. 
Experimental results and discussion
A prototype setup of the proposed QZS-ANPCI, built in the research lab, has supported the theoretical formulation and simulation. Figure 6 illustrates the developed prototype hardware setup ( 1 kW). This prototype has shown the steady-state and dynamic response results to verify the proposed topology and its control scheme. The experimental prototype setup is also used to validate the proposed modulation.
To implement the digital control scheme, MyRio (NI FPGA, 40 MHz clocking frequency) has been used.
For DC-side control loops, capacitor voltages and inductor currents used six ADC channels. The AC output and D 0N , respectively (at reference V P N = V N N = 75V ). The modulation index, M , is 0.74 using the highest ST duty ratio among D 0P and D 0N . The practical waveforms of capacitors and DC-link voltages match the simulation waveforms. Moreover, the voltage drops across components are negligibly small. Their values are verified from their respective derived expressions. Further, inductor currents, I L1 and I L3 , are equal to 3.5 A and 6.5 A, respectively. Again, the values of I L1 and I L3 are slightly more than those of the simulation.
All preceding experimental waveforms confirm that the control parameters ( V P N and V N N ) maintain the desired values even if both input voltages are lower or distinct in magnitude using the DC-side control system.
On the AC-side, the proposed topology generates line-line voltage of 148 V (peak) and 72 V (RMS) before and after the output filter, as depicted in Figure 7g . The AC voltages are evidently less than simulated AC voltages. is very little influence on control variables. From a practical point of view, the proposed system is robust and suitable for the application of low voltage RERs. Finally, the impact of the sequence of reference voltages (positive or negative) must be discussed.
(1) If reference signals have abc sequence or positive sequence
, then filtered phase output voltage (V a ) lags phase-phase output voltage (V ab ) by 30 degrees as shown in Figure 8a . As the output phase voltage (V a ) and phase current I a are in the same direction for resistive load (Z L = R L ), therefore I a lags V ab by 30 degrees as shown by previous AC outputs.
(2) Similarly, if the reference signals have acb sequence or negative sequence
, then the filtered phase output voltage (V a ) leads phase-phase output voltage (V ab ) by 30 degrees as shown in Figure 8b . In other words, I a leads V ab by 30 degrees as shown in Figures 9a and 9b .
In both cases, the phase displacement between V a and I a is zero and the corresponding power factor (PF) is unity. Moreover, the measured power factor between phase voltage (V a ) and phase current I a is near unity (about 0.98). 
Power loss analysis and comparison of efficiency
In this section, we evaluate the power losses and efficiency of the impedance-based QZS-ANPCI topology for both the traditional symmetrical and proposed symmetrical/asymmetrical boost control schemes. The real model of the switching device (IGBTS/MOSFETs) is composed of an internal equivalent drain-to-source resistance ( r DS ) and its forward voltage drop ( V F S ), as shown in Table 6 . The same table shows the ideal diode connected in series with its parasitic resistance r D and forward voltage drop V F . Similarly, the equivalent series resistances (ESRs) of the passive capacitor ( r C ) and inductor ( r L ) in series with their ideal lossless components present both passive capacitor and inductor components respectively [29] [30] [31] [32] . The list of experimental equipment and devices is given in Table 7 . The parameters of equipment, used for efficiency and loss calculation, are found from the manufacturer data sheets. 
* 100
Power loss for dual impedance source network
The power conduction loss due to the upper impedance source network in the proposed topology for the NST time period is given as: 
Inductors 20A, 1000uH, r L = 30mΩ
Capacitors (SMH SERIES) ESMH251VSN102MR50T
300V DC, 1000 uF ESR = 0.166Ω
5.
MOSFETs IRF450 (IGBT driver circuit)
Due to the symmetry of upper half and lower half impedance sources, the power loss of the lower lower half impedance source network is equal to the upper half impedance source network for the LNST state as described by the following equation:
The power loss of the upper half impedance network is evaluated during the UST state as given by the following equation:
In the same way, the power loss of the lower half impedance source network is equal to the upper half impedance source network for the LST state as described by the following equation:
The total power conduction loss for dual quasi-Z-source impedance of the proposed topology is:
Power loss for inverter bridge module
The power conduction loss of the inverter bridge module can be calculated for the ST state as:
Here, 
Similarly, power conduction loss of the inverter module due to the ST state is given by the following expression:
The switching losses of active switches in the converter are due to turn-on and turn-off states.
Total power loss for proposed topology
The total loss for the proposed structure of the QZS-NPCI occurs due to conduction and switching loss, expressed as follows:
P total, loss = P cond loss + P sw loss (31)
Overall efficiency for proposed topology
Finally, the efficiency for the proposed QZS-NPCI topology can be calculated using the following empirical formula:
Ef f iciency(η) = P out P out + P loss * 100
The efficiency and loss of the proposed QZS-NPCI topology have been evaluated under the traditional and proposed control schemes as shown in Figure 10 . The efficiency of the proposed topology has been analyzed under variation of load (R L ) , depicted by Figure 10a . It shows that efficiency decreases with increase of the output load. The proposed structure has higher efficiency at high input voltage than that at low input voltage, as illustrated in Figure 10b . Similarly, if two input voltage sources undergo a low voltage situation (unsymmetrically) as depicted by Figure 10c , then one of the input sources remains unaffected. This gives higher input voltage magnitude than that of the proposed topology with single input source variation. Consequently, the efficiency of the proposed structure is higher with two independent sources than that of single source-based proposed structure. Moreover, the unsymmetrical boost control (V in(+) = 60 V, V in(−) = 30 V ) provides higher efficiency than symmetrical boost control (V in(+) = 60 V, V in(−) = 30 V ). Furthermore, the variation of losses produced by passive components (inductor, capacitor, diode) and the active switches module in these situations has been derived for detailed loss analysis, as illustrated in Figure 10d through Figure 10h , respectively. The total losses by all components in the proposed topology are summarized under different input voltages in Figure 10i .
Conclusion
This paper has presented a proposed buck/boost QZS-ANPCI topology to integrate independent RERs whose voltages are equal or unequal. The proposed modulation (symmetrical/unsymmetrical boost modulation) is compared with conventional FST (symmetrical boost modulation) to evaluate its advantages. The proposed modulation has mitigated the unbalanced input voltages problem in an ANPC inverter. A control strategy has been proposed to make this topology more efficient for different types of RERs. The efficiency and loss analyses show that the proposed topology has about 92% efficiency at V in(+) = V in(−) = 70 V . Moreover, DC and AC side control loops with PI and P regulators are integrated with the topology so that input voltages of RERs or load variation should not distort the rated DC and AC side control parameters. Furthermore, the THDs of AC currents are evaluated and are within the limits as specified by IEEE Standard-519. The simulation results and experimental setup have satisfactory agreement to prove the proposed system and theoretical postulates.
In the future, the buck/boost topology, integrated with the NPC inverter (with 4 legs), can also be developed to mitigate the unbalanced load and neutral point voltage shifting problem.
